From Löwenheim to PSL and SVA

نویسنده

  • Moshe Y. Vardi
چکیده

One of the surprising developments in the area of program verification is how ideas introduced by logicians in the early part of the 20th Century ended up yielding by the 21 Century industrial-standard property-specification languages. This development was enabled by the equally unlikely transformation of the mathematical machinery of automata on infinite words, introduced in the early 1960s for second-order logic, into effective algorithms for model-checking tools. This paper attempts to trace the tangled threads of this development. 1 Thread I: Classical Logic of Time

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

SVA and PSL Local Variables - A Practical Approach

SystemVerilog Assertions (SVA), as well as Property Specification Language (PSL) are linear temporal logics based on LTL [14], extended with regular expressions and local variables. In [6] Bustan and Havlicek show that the local variable extensions, as well as regular expressions with intersection, render the verification problem of SVA and PSL formulae EXPSPACE-complete. In this paper we show ...

متن کامل

Structural Contradictions

We study the relation between logical contradictions such as p ∧ ¬p and structural contradictions such as p∩ (p · q). Intuitively, we expect the two to be treated similarly, but they are not by PSL, nor by SVA. We provide a solution that treats both kinds of contradictions in a consistent manner. The solution reveals that not all structural contradictions are created equal: we must distinguish ...

متن کامل

Mapping SVA to PSL

Note that local variables and first match are not in the domain of the mapping. Throughout, “unclocked SVA sequence” means “unclocked SVA sequence without local variables or first match”. Similarly, “clocked SVA sequence” means “clocked SVA sequence without local variables or first match”. In the following abstract grammars, b denotes a boolean expression, v denotes a local variable name, and e...

متن کامل

A low risk, high reward approach to adopting formal methods

Achieve verification closure with appreciably less time and effort than that required by a 1. constrained random approach Encourage designers to develop formal properties for their blocks. Functional insights can be 2. expressed as PSL or SVA assertions in the RTL. These properties then provide follow-on benefits in the subsequent design stages Augment or replace legacy in-house flows with matu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014